Oukili, S. and Bri, S. (2016) FPGA implementation of Data Encryption Standard using time variable permutations. In: UNSPECIFIED.

Full text not available from this repository.
Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....

Abstract

The Data Encryption Standard (DES) was the first modern and the most popular symmetric key algorithm used for encryption and decryption of digital data. Even though it is nowadays not considered secure against a determined attacker, it is still used in legacy applications. This paper presents a secure, high-throughput and area-efficient Field Programming Gate Arrays (FPGA) implementation of the Data Encryption Standard algorithm. This is achieved by combining 16 pipelining concept with time variable permutations and compared with previous illustrated encryption algorithms. The permutations change on time by the cryptographer. Therefore, the ciphertext changes too for the same key and plaintext. The proposed algorithm is implemented on Xilinx Spartan-3e (XC3s500e) FPGA. Our DES design achieved a data encryption rate of 9453.47 Gbit/s and 2046 number of occupied CLB slices. These results showed that the proposed implementation is one of the fastest hardware implementations with better area-efficient and much greater security. © 2015 IEEE.

Item Type: Conference or Workshop Item (UNSPECIFIED)
Uncontrolled Keywords: Field programmable gate arrays (FPGA); Hardware; Microelectronics; Pipe linings, Data encryption standard; Data encryption standard algorithms (DES); Encryption and decryption; Field programmable gate arrays implementations (FPGA); Field-programming gate arrays; Hardware implementations; security; Time variable permutations, Cryptography
Subjects: Engineering
Divisions: SCIENTIFIC PRODUCTION > Engineering
Depositing User: Administrateur Eprints Administrateur Eprints
Last Modified: 31 Jan 2020 15:47
URI: http://eprints.umi.ac.ma/id/eprint/3265

Actions (login required)

View Item View Item